



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/998,131	12/03/2001	Ji Soo Park	0465-0881P	5713
2292	7590 10/01/2003	EXAMINER		
BIRCH STE	WART KOLASCH &	KESHAVAN, BELUR V		
PO BOX 747 FALLS CHU	RCH, VA 22040-0747		ART UNIT	PAPER NUMBER
	,		2825	

DATE MAILED: 10/01/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

				288			
		Application No.	Applicant(s)				
Office Action Summary		09/998,131	PARK ET AL.				
		Examiner	Art Unit	-			
		Belur V Keshavan	2825				
	- The MAILING DATE of this communication app	pears on the cover sheet wit	h the correspondence add	iress			
THE N - Exten after: - If the - If NO - Failur - Any re	DRTENED STATUTORY PERIOD FOR REPL' MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a repl period for reply is specified above, the maximum statutory period or e to reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing d patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a re by within the statutory minimum of thirty will apply and will expire SIX (6) MONT e, cause the application to become AB	eply be timely filed (30) days will be considered timely. (HS from the mailing date of this con ANDONED (35 U.S.C. § 133).	mmunication.			
1) 🖂	Responsive to communication(s) filed on 24 s	September 2003					
2a)□	· · · · · · · · · · · · · · · · · · ·	nis action is non-final.					
3)	,						
Dispositi	on of Claims	,					
4)🖾	Claim(s) 1-21 is/are pending in the application	٦.					
•	4a) Of the above claim(s) is/are withdra	wn from consideration.					
5)	Claim(s) is/are allowed.	·					
6)⊠	6)⊠ Claim(s) <u>1-21</u> is/are rejected.						
7)	Claim(s) is/are objected to.						
•	Claim(s) are subject to restriction and/c on Papers	or election requirement.					
9) 🔲 🗆	The specification is objected to by the Examine	er.					
10)⊠ 7	The drawing(s) filed on <u>03 December 2001</u> is/a	ire: a)⊠ accepted or b)⊡ ob	jected to by the Examiner				
	Applicant may not request that any objection to the	e drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).				
11) 🔲 🗆	he proposed drawing correction filed on	_ is: a)∏ approved b)∏ di	sapproved by the Examine	er.			
_	If approved, corrected drawings are required in re	•					
•	The oath or declaration is objected to by the Ex	caminer.					
_	nder 35 U.S.C. §§ 119 and 120						
•	Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. §	119(a)-(d) or (f).				
a)[☑ All b) ☐ Some * c) ☐ None of:						
	1. Certified copies of the priority document		AD 1277 496	-			
	2. Certified copies of the priority document						
	 Copies of the certified copies of the prio application from the International Bute the attached detailed Office action for a list 	ıreau (PCT Rule 17.2(a)).		Stage			
14) 🗌 A	cknowledgment is made of a claim for domesti	ic priority under 35 U.S.C.	§ 119(e) (to a provisional	application).			
•	☐ The translation of the foreign language process						
Attachment	(s)						
2) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) _		Summary (PTO-413) Paper No(s nformal Patent Application (PTC				

Art Unit: 2825

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on September 24 has been entered.

Status Of Claims

Claims 1-21 are in the application. Claims 1 and 10 have been amended.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in-
- (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or
- (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).

Claim 21 is rejected under 35 U.S.C. 102(e) as being anticipated by Doyle et al.(U. S. Patent No. 6025254).

Regarding claim 21, Doyle et al. disclose a method of fabricating a gate electrode of predetermined width comprising:

Art Unit: 2825

Forming a gate insulating layer, in column 2, lines 48-50, and a non-silicide gate on a semiconductor substrate, in column in column 2, lines 51-52; and forming a first silicide pattern on the non-silicide gate without etching a silicide from which the silicide pattern is fabricated, in column 3, lines 26-27.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1-9 and 10-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Doyle et al. (U. S. Patent No: 6,022,524) in view of Broadbent et al. (IEEE Transactions on Electron Devices Vol. 36. No.11, November 1989).

Doyle et al. disclose a method of forming a gate in semiconductor device comprising:

Forming a first insulating film and a non-silicide conductive film of polysilicon layer

(claim 5) in column in column 2, lines 48-53, on a semiconductor substrate;

Art Unit: 2825

Patterning the first insulating film and the conductive film to form a gate wherein the top and side surfaces of the gate are exposed in column 3, lines 59-63.

Forming a second insulating film thicker than the gate on the exposed top and side surfaces of the gate and on the entire surface of the substrate, in column 2, lines 60-61 and in column 3, lines 10-13.

Planarizing the second insulating film to expose the top surface of the gate electrode by CMP process (claim 9) in column 3, lines 10-14;

Depositing a metal layer on an entire surface such that the metal layer is adjacent to the patterned conductive film, in column 3, lines 16-17, lines 58-59 and lines 30-33 in column 1;

Forming silicide on an upper surface of the gate by heat treatment in column 3, line 19; Etching the metal layer and the second insulating film in column 3 and lines 32-33.

Regarding claims 1 and 2, Doyle et al. lack an explicit use of a refractory metal in the disclosed embodiments. However Doyle et al. do teach, in column 3, lines 45-61, the use of any metal that could form a low resistance silicide with polysilicon and suggest, in column 1, lines 31-33, the use of refractory metal silicide as a conductor. Additionally Broadbent teaches the benefits of using cobalt silicide wherein cobalt is a refractory metal. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use a refractory metal such as cobalt to form a low resistance and stable silicide with polysilicon as cobalt silicide reduces the time constant of the gate and that of the lines which in turn make the operation of the device and the circuit faster with high reliability and thermal stability.

Regarding claims 1 and 10, Doyle et al. disclose the claimed invention of forming a second insulating film thicker than the gate on the exposed top and side surfaces of the gate and

Art Unit: 2825

on the entire surface of the substrate except forming a second insulating film having a potion above the gate that is thicker than the gate, and a potion on the entire surface of the substrate that is thicker than the gate. It would have been an obvious matter of design choice to form a second insulating film having a potion above the gate that is thicker than the gate, and a potion on the entire surface of the substrate that is thicker than the gate, since the applicants have not disclosed that forming a second insulating film having a potion above the gate that is thicker than the gate, and a potion on the entire surface of the substrate that is thicker than the gate solves any stated problem or is for any particular purpose. Further as applicants and Doyle et al. disclose of planarizing the second insulating film after its formation to expose the top surface of the gate it appears that the invention would perform equally well the teachings of Doyle et al.

Regarding claims 3 and 6, Doyle et al. lack thickness of cobalt as 300 angstroms and polysilicon thickness of 2500 angstrom. Broadbent teaches on page 2441 deposition of cobalt in the range from 140 to 400 angstroms and use of 0.5 microns of polysilicon to form cobalt silicide for gate and interconnection. It would have been obvious to one having an ordinary skill in the art at the time the invention was made to use 300 angstroms of cobalt and 2500 angstroms of polysilicon, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller, 105 USPQ 233*.

Regarding claim 4, Doyle teaches a method of forming gate sidewalls by etching and leaving an insulating film at the sides of the gate at any stage of processing in column 2, lines 48-53.

Art Unit: 2825

Regarding claims 7 and 8, Doyle et al. lack the heat treatment for forming silicide at temperature of 400-800°C and the use of wet etch using HCl based solution to remove the nonreacted cobalt metal layer. Broadbent et al. teach on page 2441 formation of cobalt silicide by heat treatment at 700°C that is within the claimed temperature range and teach on page 2441 wet etching the un-reacted refractory metal using HCl based solution. It would have been obvious to one having ordinary skill in the art at the time the invention was made to combine the teachings of Doyle and that of Broadbent to form claimed cobalt silicide to obtain low electrical resistance and to have thermal stability and reliability of the silicide and to wet etch the nonreacted refractory metal.

Regarding claims 10, 11, 13 and 14 Doyle et al. disclose a method of fabricating a gate in a semiconductor device comprising:

Forming a non-silicide conductive pattern of polysilicon (claims11 and 13) on a semiconductor substrate in column 3, lines 15-17; forming an insulating layer on and around the polysilicon pattern (claim 14) in column 3, lines 10-12; and etching the polysilicon layer to the predetermined width (claim 13) in column 3, lines 17-18.

Planarizing the insulating layer to expose the polysilicon pattern before forming the refractory metal on the polysilicon layer (claim 14) in column 3, lines 12-14.

Forming a refractory metal silicide pattern on the conductive pattern after the conductive pattern is formed by heat treating the refractory metal formed on the conductive pattern such that the refractory metal is adjacent to the conductive pattern and the silicide pattern having the predetermined width at an intersection between the refractory metal and the conductive metal in column 3, lines 17-19 and in column 1, lines 31-33.

Art Unit: 2825

Regarding claim 17, Doyle et al. disclose the method:

Forming a gate insulating layer on the semiconductor substrate in column 2, line 49; forming the polysilicon layer on the gate insulating layer in column 2 lines 51-52; and forming a gate insulating pattern by etching the gate insulating layer to the predetermined width in column 2, line 49 and in figure 1(a) (106).

Regarding claim 18, Doyle et al. disclose in columns 2 and 3 and in figure 1(a) (106 and 104) wherein the polysilicon layer and the gate insulating layer are respectively etched to form polysilicon pattern and the gate insulating pattern before the silicide pattern is formed.

Regarding claim 19, Doyle et al. disclose in figure 1(e) a method wherein the sides of the gate insulating layer, the polysilicon pattern and silicide pattern are aligned orthogonal to a surface of the semiconductor substrate on which the gate insulating film is formed.

Regarding claim 20, Doyle et al. disclose in column 2 lines 52-53 forming a gate sidewall on at least one side of the gate insulating layer, the polysilicon pattern and the silicide pattern.

Regarding claims 10 and 15, Doyle et al. lack an explicit use of a refractory metal in the disclosed embodiments. However Doyle et al. do teach, in column 3, lines 45-61, the use of any metal that could form a low resistance silicide with polysilicon and suggest, in column 1, lines 31-33, the use of refractory metal silicide as a conductor. Additionally Broadbent teaches the benefits of using cobalt silicide wherein cobalt is a refractory metal. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use a refractory metal such as cobalt to form a low resistance and stable silicide with polysilicon as cobalt silicide reduces the time constant of the gate and that of the lines which in turn make the operation of the device and the circuit faster with high reliability and thermal stability.

Art Unit: 2825

Regarding claims 12 and 16, Doyle et al. lack thickness of cobalt as 300 angstroms and polysilicon thickness of 2500 angstrom. Broadbent teaches on page 2441 deposition of cobalt in the range from 140 to 400 angstroms and use of 0.5 microns of polysilicon to form cobalt silicide for gate and interconnection. It would have been obvious to one having an ordinary skill in the art at the time the invention was made to use 300 angstroms of cobalt and 2500 angstroms of polysilicon, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller, 105 USPO 233*.

Remarks

The examiner has noted the incorporation of applicants' arguments of 04/16/2003 along with the RCE.

Applicants' remarks with traverse along with RCE of 09/24/2003 regarding the rejection of claim 21 under 35 U.S.C. 102(e) and claims 1-20 under 35 U.S.C 103 in previous office actions have been noted and have been fully considered.

The examiner has noted applicants' remarks that Doyle neither states nor implies that it is not a requirement that the gate region be silicided. Doyle et al. teach in column 3 and lines 55-64 that in their invention it is not requirement that source/drain regions be silicided which means that the first silicide layer (110) is not needed. Therefore the sacrificial dielectric layer (114) will make a contact with the surface of the gate. Further, Doyle et al. disclose forming a dielectric (114) on the exposed top and side surfaces and on the entire surface of the substrate and planarizing the substrate by CMP to expose the top surface of the gate electrode through the dielectric layer. Therefore it is obvious that the dielectric layer is thicker than the gate and it is

Art Unit: 2825

also shown in figure 1(b). Doyle et al. disclose forming subsequently gate silicide on the exposed gate electrode, which reduces the gate resistance. Further, layer 110 is formed "concurrently" with layer 112. If layer 112 is not formed as suggested by Doyle, then the layer 110 is also not formed. The embodiment which includes 110 is just "an embodiment" and not the only embodiment suggested.

Applicants' Remarks of 04/16/2003 in response to Final Office Action of 12/16/2003 requesting for reconsideration of the application have been fully considered and are not persuasive for the reasons given above.

Regarding amendments to claims 1 and 10, Doyle et al. disclose the claimed invention of forming a second insulating film thicker than the gate on the exposed top and side surfaces of the gate and on the entire surface of the substrate except specifically forming a second insulating film having a potion above the gate that is thicker than the gate, and a potion on the entire surface of the substrate that is thicker than the gate. It would have been an obvious matter of design choice to form a second insulating film having a potion above the gate that is thicker than the gate, and a potion on the entire surface of the substrate that is thicker than the gate, since the applicants have not disclosed that forming a second insulating film having a potion above the gate that is thicker than the gate, and a potion on the entire surface of the substrate that is thicker than the gate solves any stated problem or is for any particular purpose. Further as applicants and Doyle et al. disclose of planarizing the second insulating film after its formation to expose the top surface of the gate it appears that the invention would perform equally well the teachings of Doyle et al.

As per the RCE of 09/24/2003, the application has been examined as given above.

Art Unit: 2825

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Belur V Keshavan whose telephone number is 703 306 5985. The examiner can normally be reached on 8-4:30 Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on 703 308 1323. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703 308 0956.

Bvk. **YX** September 26, 2003.

Belur V. Keshavan Examiner. Art Unit 2825.

SECONDARIAN DE LA COLONIA DE L